| Home | Current Research |
| Design Projects | Facilities |
| Search |
Intranet
| Members | Pictures |
| MISES | Cadence | Links |
| Publications |

IE Member Publications

Delta Sigma Modulators and ADC's

  • Combined Hartley Image-Reject Receiver with Bandpass Delta-Sigma Modulator 
    Tsung-Yuan Chang - (Paper)

  • Quantization Error Analysis of Second Order Bandpass Delta-Sigma Modulator with Sinusoidal Inputs
    Tsung-Yuan Chang - (Paper)

  • Exact Analysis of Second Order Bandpass Delta-Sigma Modulator with Sinusoidal Inputs
    Tsung-Yuan Chang - (Paper)

  • Stochastic Analysis of Bandpass Delta-Sigma Modulator for Passband Signals
    Tsung-Yuan Chang - (Paper)

  • Analysis of Improved Hartley Image-Reject Receiver by Bandpass Delta-Sigma Modulator
    Tsung-Yuan Chang - (Paper)

  • Analysis and Application of Bandpass Delta-Sigma Modulation
    Tsung-Yuan Chang - (Thesis)

  • Sigma-Delta Modulation for Analog-to-Digital Converters
    John Fisher - (U. Thesis)

  • High Dynamic Range Design for SDM with Wide Input Ranges
    Hung-Chuan Pai - (Paper 1, 2, 3)

  • Quasilinear Analytical Methods for Sigma Delta Modulation
    Hung-Chuan Pai - (Paper)

  • Analytical Methods for Mixed Signal Processing Systems
    Hung-Chuan Pai - (Thesis)

  • A Novel Decoder for SD Modulator Providing both High Resolution and Low Latency
    Mohammad Sherkat - (Paper)

  • Sigma-Delta Signal Processing w/ Simplified hardware
    Guner Refik Sarioglu - (Thesis)

Design Flow

  • University Digital Design Flow Options 
    Sagar Reddy - (Abstract) (Thesis)

  • Impact of the University Environment and VLSI Fabrication Services on Mixed-Signal Design in a University Environment
    Jason Parry - (Paper)

  • Round-Trip Design Flow For Designing and Modeling Delta-Sigma A/D Converters
    Jian-Yi Wu - (Presentation)

Phase-Locked Loop (PLL)

  • PLL Based Frequency Synthesizer for Wireless Communication 
    Yiwu Tang - (Paper)

  • A Digital Frequency Synthesizer Using Phase Locked Loop Technique
    Gursharan Reehal - (Thesis)

  • A Low-noise Fast Settling PLL with Extended Loop BW
    Yiwu Tang - (Paper)

Frequency Synthesizers

  • A Fully Integrated Dual-Mode FS for GSM and WCDMA
    Yiwu Tang - (Paper)

 

Wireless Sensors Networking

  • A VHDL Software Model for Networking Smart Transducers through Bluetooth Technology
    Deepika Devarajan - (Abstract) (Thesis)

System on a Chip (SOC)

  • Analog Signal Conditioning in the System-on-a-Chip Design 
    John Fisher - (Thesis)

  • Design Methods for SOC Control Codecs to Enhance Reuse
    John Fisher - (Paper 1, 2)

  • SOC Design Methods for Transducer-to-Pico-Net Apps (NAUTILUS Chip)
    Fisher, Henz, Devarajan, Abele - (Paper 1, 2)

Other

  • Detailed Analysis of Enhancement-Mode Technologies for the Development of High Performance, Power Conserving Mixed-Signal Integrated Circuits
      (Paper)

 


If you have any comments, suggestions, or corrections, please email I.E. ListServ Owner
IE logos by Ben McCrea.
Last modified Wed Oct 27 2004 11:43:49 EDT by abelej